Abstract: An innovative high-precision coarse-fine time-to-digital converter (TDC) is presented. The TDC architecture mainly consists of a coarse counter and a delay-line-based analog-digital hybrid interpolator. In order to improve the precision, the key timing control of the interpolator is provided by a novel customized synchronizer. Comparing to the traditional delay-linebased interpolator, the proposed analog-digital hybrid interpolator using the multi-voltage sampling technique improves the resolution significantly. A prototype chip has been fabricated in a 0.35 µm CMOS process. After the calibration and calculation based on fitting algorithms, the TDC prototype reaches a dynamic range of 512 ns and a single-channel single-shot precision of 6 ps using the external look-up table (LUT) for the interpolator.
Introduction
Time-to-digital converter (TDC), a device used for measuring time interval, converts the time interval to the digital output. Due to its superior time resolution, TDC is highly demanded in various applications, including laser range finding [1] , time-of-flight (ToF) measurement [2] , fluorescence lifetime imaging microscopy (FLIM) [3, 4] , high energy particle detectors [5, 6] and all-digital phase-locked loop (ADPLL) [7, 8] .
TDCs can be classified into two categories based on analog techniques or digital techniques. The analog-type converter, also called time-to-amplitude converter (TAC), converts the time information to a corresponding voltage amplitude by charging or discharging a capacitor with constant current [1, 4, 5, 6, 9] . Then the voltage is digitalized by a high-resolution analog-to-digital converter (ADC). This TDC structure usually has advantages of high-resolution, high-linearity and low area requirement, and is often implemented in area-sensitive applications like within pixel array chips. However, it suffers low scalability and large process, voltage and temperature (PVT) variations. In the other TDC type, based on digital techniques, a delay line consisting of successive buffers is employed in high resolution required applications [3, 8, 9] . A start pulse propagates through the delay line, and its statuses along the delay line will be recorded by flip-flops triggered upon the arrival of a stop pulse. Then, the time interval between the start and stop pulse is obtained by decoding the statuses. The resolution of the tapped delay line is limited by the propagation delay of one single delay unit, which makes the delay-line-based TDC also sensitive to the delay jitter, noise and mismatch of the delay units. The TDC presented in this paper adopts the basic delay line structure, but combines the analog and digital methods for the delay unit readout. With the novel analog-digital hybrid interpolation by multi-voltage sampling, the resolution of the delay-line-based TDC is significantly improved. The impacts of the mismatch from delay cells on the resolution are also minimized by a dedicated look-up table (LUT) calibration method.
In this paper, Section 2 explains the principle of the traditional coarse-fine TDC based on the delay line. The proposed TDC structure is introduced in Section 3. The chip test setup, measurement methods and test results are discussed in Section 4, and the work is summarized in Section 5. 
Thus, the dynamic range of the traditional delay-line-based coarse-fine TDC, namely the maximum time interval the TDC can measure, depends on the bits of the coarse counter. And the resolution depends on the propagation delay of the delay unit, which is about tens of picoseconds typically and limited by the process [7] . In order to further improve the resolution performance, an innovative analog- digital hybrid interpolation based on the multi-voltage sampling in delay line is proposed in the following section.
Proposed TDC architecture
The block diagram of the proposed TDC is shown in Fig. 3 . It consists of an 8-bit coarse counter, an analog-digital hybrid fine interpolator, a readout controller, a synchronizer and an analog output buffer. The synchronizer generates a low-jitter rising edge signal S1 synchronous with the next rising edge of the reference clock after the HIT pulse. The time interval between the rising edge of HIT and S1 (T 1 , T 2 in Fig. 1 ) is resolved in the delay-line-based fine interpolator with the multi-voltage sampling technique. The readout controller is a 32-bit shift register composed of 32 D-type flip-flops. It generates 32-bit signals which control the analog readout of the fine interpolator according to the external SDAT and SCLK signals. The analog output buffer reads out the voltage generated by the fine interpolator to an off-chip ADC. Meanwhile, the coarse counter outputs 8-bit digital result (M, N in Eq. (1)) when S1 turns high.
Synchronizer
The synchronizer is used to generate the reference clock for the coarse counter and the S1 signal, which is synchronous to the reference clock CLK for sampling the fine interpolator and latching the coarse counter. A stable and low-jitter S1 signal is required for the analog-digital hybrid interpolation described in Section 3.2 to achieve a high-resolution performance. A pulse signal SW synchronous to CLK can be generated in the logic circuit as shown in the left of Fig. 4 . The timing diagram of signals is shown in the right of Fig. 4 . The rising edge of CLK_DELAY passes the switch when SW is high, and constitutes the output S1. Therefore, the timing of S1 inherits from the original clock edge instead of using logic circuits and flip-flops to avoid extra jitter injection. Moreover, the rising edge of the synchronous signal S1 is ensured to be in the middle phase of the counter clock, which eliminates the potential metastability.
Analog-digital hybrid fine interpolator
The fine interpolator adopts the basic delay line structure with analog readout methods. The proposed delay unit in the delay line includes an inverter, a switch and a capacitor derived from the input parasitic of the analog buffer as shown in Fig. 5 . The output of each inverter is marked as node 0 ∼ node 31 in the delay line. The switches and capacitors are employed to sample the analog voltages of each node instead of using digital flip-flops in the conventional digital way as shown in Fig. 2 . The sampling time is then controlled by the signal S1 illustrated in the last subsection. When S1 is low, the voltages of the capacitors follow the outputs of all inverters. Once S1 turns high and the switches are off, the voltages of all nodes are kept on the capacitors, and then read out through the analog buffer one by one under the control of SHIFT switches. Fig. 6 shows the output voltage of each node along the delay line. The risetime/fall-time T E of the inverter is assumed to be larger than the propagation delay T D of an inverter. So when the sampling is triggered (S1 rising edge), output voltages of some inverters have reached 0 or 3.3 V (VDD), while some inverters (node 2, 3, 4) output specific voltages between 0 $ VDD. For each node that gives the voltage between 0 $ VDD, the time interval T between HIT and S1 can be calculated once using Eq. (2).
In Eq. (2), N is amount of delay units before the node, α equals to V N =V R if N is even, otherwise ð1 À V N =V R Þ. V N is the node voltage and V R is 3.3 V. In Fig. 6 , for example, the time interval T can be calculated using node 2 as 3 Â T D þ ð1 À V N2 =3:3Þ Â T E , or calculated using node 3 as 4 Â T D þ ðV N3 =3:3Þ Â T E . In this paper, all potential nodes are used to calculate the time interval T respectively, and the final result is obtained by averaging the calculation results. The resolution 
Experimental results
A prototype of the proposed TDC has been fabricated in a 0.35 µm CMOS process. Fig. 7 shows a microphotograph of the TDC. The active area is 290 m Â 1045 m including a fine interpolator, an analog output buffer, a counter and a synchronizer. The complete output format of the TDC contains the 8-bit digital word from the coarse counter and the analog output voltages of the fine interpolator. The analog outputs are digitalized by an off-chip commercial 8-bit ADC. The TDC works under a power supply of 3.3 V with a total power consumption of 54 mW.
Measurement setup
The diagram of the measurement setup is shown in Fig. 8 . Two TDC chips (TDC1, TDC2) are used as a START channel and a STOP channel, and are bonded to the test carrier boards, respectively. The Xilinx Kintex-7 FPGA evaluation board receives the digital outputs of two TDCs and ADC, then transmits the raw data to the host computer. A 500 MHz external reference clock is provided to two TDCs, and the START/STOP input signals are generated from FPGA by splitting one original signal into two coaxial cables with the adjustable delay box.
Calibration
Due to the mismatch, the nonlinearity of the delay chain is inevitable. However, the Fig. 6 . Node voltages along the interpolator delay line Fig. 7 . Microphotograph of the prototype TDC chip nonlinearity can be minimized for a specific delay line by using a LUT containing the known error [10] . To acquire the LUT, the TDC analog output voltages of every two units are used to simplify the analysis, since they have the same trend from "1" to "0". Fig. 9 shows an example of the analog outputs and the diagram of each node output variation from the fine interpolators in two TDCs. The time information can be described as a U-n curve which reveals the relationship between the voltage and the node number, as shown in the left of Fig. 9 . But the real voltage curve is not as ideal as the right of Fig. 9 . Thus, a typical S curve formula, Eq. (3) is used to fit the U-n curve.
The input time controlled through a delay box is changed by 10 ps per step in the range of 2 ns for the calibration measurements. Because of identical delay units in the fine interpolator of a certain TDC, k, a and c in Eq. (3) are all constant. Hence, a parameter b can be calculated by fitting the known analog outputs according to Eq. (3) for each input time. Finally, the input time and the parameter b constitute the LUT.
Precision measurement
When the input time interval to a TDC is kept fixed during the measurement, the standard deviation (sigma) of the output distribution is taken as the precision [7] . The maximum time interval the proposed TDC can measure is 1=500 M Ã 256 ¼ 512 ns. Due to the limited range of the delay box, the precision of TDC is measured at three specific delays with the LUT calibration. A parameter b t can be calculated in every event according to the analog output and the fitting algorithm. Then, the parameter b t is used to acquire the fine time result with the linear interpolation of the LUT. The results are shown in Fig. 10 . The bin width is 10 ps and the standard deviation is calculated with 10 4 measurements of the same input time interval. The worst standard deviation based on the two-channel experiment is 8.43 ps. So the single-channel single-shot precision is 8:43= ffiffi ffi 2 p ¼ 6 ps, which is also the effective resolution of the prototype TDC in this case. The tested precision performance benefits from the multi-voltage sampling technique and the LUT calibration. Table I gives a brief comparison of several reported works using analog or hybrid architecture. The proposed converter achieves a state-of-the-art high precision of 6 ps under the standard 0.35 µm CMOS technology with low area occupation. Compared to the published works of TAC structures using an external 14-bit ADC [4, 5, 6] , this TDC works with an external 8-bit ADC, and has a great improvement on precision. However, compared to [9] with the internal digitalization, this work complicates external circuits and off-chip analysis but improves the resolution performance with the multi-voltage sampling technique and the LUT calibration. 
Conclusions
A high-precision coarse-fine TDC with an analog-digital hybrid interpolator is designed and fabricated in a 0.35 µm CMOS technology. The dedicated fitting algorithm and look-up table are used for the TDC outputs to minimize the nonlinearity. The TDC precision is tested to be 6 ps with the novel analog-digital hybrid interpolation using multi-voltage sampling at the delay line outputs. A coarse counter is employed to extend the TDC dynamic range to 512 ns.
